

SYNOPSYS®

Synopsys Learning Journeys

An easy access guide to your learning

CONFIDENTIAL INFORMATION

The information contained in this presentation is the confidential and proprietary information of Synopsys. You are not permitted to disseminate or use any of the information provided to you in this presentation outside of Synopsys without prior written authorization.

IMPORTANT NOTICE

In the event information in this presentation reflects Synopsys' future plans, such plans are as of the date of this presentation and are subject to change. Synopsys is not obligated to update this presentation or develop the products with the features and functionality discussed in this presentation. Additionally, Synopsys' services and products may only be offered and purchased pursuant to an authorized quote and purchase order or a mutually agreed upon written contract with Synopsys.

Table of Contents

Product-based Journeys

- [Custom Compiler](#)
- [Design Compiler NXT](#)
- [DSO.ai](#)
- [ESP](#)
- [Formality](#)
- [Fusion Compiler](#)
- [FC/ICC II Hierarchical Design Planning](#)
- [Fusion Platform Methodology](#)
- [HAPS](#)
- [IC Compiler II](#)
- [IC Validator](#)
- [Library Compiler](#)
- [Language](#)
- [LynxNXT](#)

- [PrimeLib](#)
- [PrimePower](#)
- [PrimeSim](#)
- [PrimeTime](#)
- [Reference Methodology](#)
- [RTL Architect](#)
- [SaberRD](#)
- [Synplify](#)
- [StarRC](#)
- [TestMAX Advisor](#)
- [TestMAX Access](#)
- [TestMAX FuSa](#)
- [TestMAX Manager](#)
- [TestMAX SMS](#)
- [TestMAX XLBIST](#)


- [Tweaker](#)
- [VC Formal](#)
- [ZeBu](#)

Role-based Journeys

- [Analog Designer](#)
- [RF/Transceiver Designer](#)
- [Digital Designer](#)
- [Physical Designer](#)



Custom Compiler Learning Path Analog Designer



Legend

- Self-paced Learning
- Instructor-Led Training
- Downloadable Lab
- Cloud-based Lab
- Duration in Days
- Badge



Custom Compiler Learning Path RF/Transceiver Designer

→ Course 6

Custom Compiler : ICC2
CoDesign

Data Preparation

Analog BlackBox Preparation

Digital Implementation

ICC2 Editing

Capacitance Reporting and
Checking



Legend



Self-paced
Learning



Instructor-Led
Training



Downloadable
Lab



Cloud-based Lab



Duration in Days



Badge



Design Compiler NXT Learning Path



Legend

- Self-paced Learning
- Instructor-Led Training
- Downloadable Lab
- Cloud-based Lab
- Duration in Days
- Badge



Recommended Learning Journey for a Digital Designer


Course 1 →	Course 2 →	Course 3 →	Course 4 →	Course 5 →
Library Compiler: Foundation	Design Compiler NXT: Synthesis	Fusion Compiler: Design Creation & Synthesis	Fusion Compiler: Design Implementation	Fusion Compiler: DFT Insertion
Introduction	Introduction to DC NXT	Introduction & GUI	Floorplanning	Introduction
Functional Modeling	Design Setup for Physical Synthesis	Reading RTL	Setting up CTS	Scan Testing and Flows
Timing Modeling	Accessing Design and Library Object	Objects, Attributes, Application Options	Running CTS (CCD & Classic Flow)	Test Protocol
Low Power Modeling	Constraints: Reg-to-Reg and I/O Timing	Compile Flows and Setup	Routing	DFT Design Rule Checks
Modeling for Test	Advanced Schematic Editing	NDM Cell Libraries	Routing DRC	DFT DRC GUI Debug
Library Creation Guidelines	Input Transition and Output Loading	Loading UPF and Floorplan	Via Ladder	DRC Fixing
CCS Modeling	DC NXT Ultra Synthesis Techniques	Timing Setup & OCV	Post-route Optimization	Top-Down Scan Insertion
OCV Modeling	Timing Analysis	CCD Optimization	Signoff	Advanced Scan Insertion
Check Library	Constraints: Multiple Clocks and Exceptions	Power Optimization		Bottom-up Scan Insertion
Advance Node Features	SPG Flow, Congestion, Layout GUI	Additional Compile Settings and Techniques		Export
Library Analytics	Constraints: Complex Design Considerations			On-Chip Clocking (OCC)
Physical Library Preparation & Creation	Post-Synthesis Output Data			DFTMAX
Fusion Library Creation	Clock Gating/Leakage Power Analysis			Advanced Topics
2	3	3	2	2

Legend

- Self-paced Learning
- Instructor-Led Training
- Downloadable Lab
- Cloud-based Lab
- Duration in Days
- Badge



Recommended Learning Journey for a Digital Designer



Legend

- Self-paced Learning
- Instructor-Led Training
- Downloadable Lab
- Cloud-based Lab
- Duration in Days
- Badge



Recommended Learning Journey for a Digital Designer

Course 10 →

Course 11 →

Course 12

IC Validator: Runset

Reference Methodology: Jumpstart

Fusion Platform Methodology: Jumpstart

Overview	Compare
Language Introduction	Benefits of New Language
Command API	PXL Compare Syntax Strategy
Writing a Simple "Flat" Rule Runset	Anatomy of Compare Functions
Running a Simple IC Validator Runset	Complementary Compare Functions
Advanced Programming Concepts	User-defined Functions
IC Validator API Header Files	StarRC Transistor-level Extraction Flow
Runset Coding Practices	
Layout Device Extraction	
Benefits of New Language	
Runset Structure	
Anatomy of Device Extraction Functions	
Property Calculation	
User-defined Property Functions	

Introduction & Overview
Organization & Structure
Running RM
Demo


Introduction & Overview
Organization & Structure
Lab Example
Installation & Setup
FCRM for FPM Users
FAQ – Common Topics

Legend

- Self-paced Learning
- Instructor-Led Training
- Downloadable Lab
- Cloud-based Lab
- Duration in Days
- Badge



Custom Compiler Learning Path RF/Transceiver Designer



Legend

- Self-paced Learning
- Instructor-Led Training
- Downloadable Lab
- Cloud-based Lab
- Duration in Days
- Badge



DSO.ai Learning Path

Course 1

DSO: Foundation

Introduction

Cold Start

Warm Start



Legend



Self-paced Learning



Instructor-Led Training



Downloadable Lab



Cloud-based Lab



Duration in Days



Badge



ESP Learning Path

Course 1

ESP: Jumpstart

Introduction

Symbolic Simulations

Functional Accuracy

PIV Introduction



Legend



Self-paced Learning



Instructor-Led Training



Downloadable Lab



Cloud-based Lab



Duration in Days



Badge



Formality Learning Path

Course 1 →

Course 2

Formality: Jumpstart

Formality: Foundation

Overview

SVF Guidance

Design Read

Setup for Verification

Match and Verify

Debugging

Formality Lab

Introduction to Equivalency checking

Concept & Step

Simple Logic Cones & Failing Points

Multi-Stage Verification & SVF

Multi-Voltage Designs & UPF

Hard Verifications & SVP

Efficient Debugging

RTL & Netlist Interpretation

Sequential Design Transforms & SVF

Other Design Transforms & SVF

Conclusion



Legend



Self-paced Learning



Instructor-Led Training



Downloadable Lab



Cloud-based Lab



Duration in Days



Badge



Fusion Compiler Learning Path



Legend

- Self-paced Learning
- Instructor-Led Training
- Downloadable Lab
- Cloud-based Lab
- Duration in Days
- Badge



FC/ICC II Hierarchical Design Planning Learning Path

Course 1

Fusion Compiler: SOC
Design Planning

Initial Design Planning

IO Planning

From Commit to Abstract
Creation

VA and Block Shaping

Macro Placement

PG PPNS

Pin Placement

Timing and Budgeting

Integration/Assembly



Legend



Self-paced
Learning



Instructor-Led
Training



Downloadable
Lab



Cloud-based Lab



Duration in Days



Badge



Fusion Platform Methodology Learning Path

Course 1

Fusion Platform Methodology: Jumpstart

Introduction & Overview

Organization & Structure

Lab Example

Installation & Setup

FCRM for FPM Users

FAQ – Common Topics



Legend



Self-paced Learning



Instructor-Led Training



Downloadable Lab



Cloud-based Lab



Duration in Days



Badge



HAPS® Hardware Learning Path

Course 1

Course 2

HAPS-80: Hardware and ProtoCompiler

HAPS-100: Hardware and ProtoCompiler

Hardware Overview

System Clocks

HapsTrak3 Connectors

Daughter Board and Cables

Rack Mounting Solution

Confpro

HAPS ProtoCompiler Flow

Database Concepts

HAPS ProtoCompiler Flow Overview

Graphical User Interface

Introduction to Debug



Hardware Overview

System Clocks

HapsTrak3 Connectors

UMRBus 3.0 Overview

Daughter Boards and Cables

HAPS ProtoCompiler Flow

Database Concepts

HAPS ProtoCompiler Flow Overview

Graphical User Interface

Introduction to Debug



Legend



Self-paced Learning



Instructor-Led Training



Downloadable Lab



Cloud-based Lab



Duration in Days



Badge



IC Compiler II Learning Path

Course 1 →

Course 2

IC Compiler II: Jumpstart

IC Compiler II: Block Level Implementation

Introduction
Design/Timing Setup
NDMs/CLIBS
Floorplan
Placement & Optimization
Clock Tree Synthesis
Routing
Top Level Synthesis
Design Implementation

GUI Usage (lab)	Signoff
Objects, Attributes, Application Options	
Floorplanning	
Placement	
NDM Cell Libraries	
Design Setup	
Timing Setup	
Setting up CTS	
Running CTS (CCD+classic flow)	
Routing	
Routing DRC	
Via Ladder	
Post-route Optimization	
Top Level Implementation	

Legend

- Self-paced Learning
- Instructor-Led Training
- Downloadable Lab
- Cloud-based Lab
- Duration in Days
- Badge



IC Validator Learning Path

Course 1 →

Course 2 →

Course 3

IC Validator: User
(DRC & LVS)

IC Validator: Runset

IC Validatro: DRC Runset

Setup ICV and run DRC/LVS testcase

DRC Error Classification

Execute DRC testcase with select commands

LVL

Edtext options

Generate ICV formatted netlist

Generate equivalence options

Debug LVS errors

Using Short finder

Using VUE & ICVWB with ICV



Overview

Language introduction

Command API

Writing a simple "flat" rule runset

Running a simple IC Validator runset

Advanced programming concepts

IC Validator API header files

Runset coding practices

Layout device extraction

Benefits of new language

Runset structure

Anatomy of device extraction functions

Property calculation

User-defined property functions



Compare

Benefits of new language

PXL compare syntax strategy

Anatomy of compare functions

Complementary compare functions

User-defined functions

StarRC transistor-level extraction flow

Writing a basic "single file" runset

Writing debug output to OASIS/GDS Using Layer Debugger

Understanding Error Messages & Using Diagnostic Functions

Options Functions



Legend



Self-paced Learning



Instructor-Led Training



Downloadable Lab



Cloud-based Lab



Duration in Days



Badge



Library Compiler Learning Path

Course 1

Library Compiler: Foundation

Introduction

Functional Modeling

Methodology: Qualifying Constraints

Timing Modeling

Modeling for Test

Library Creation Guidelines

CCS Modeling

OCV Modeling

check_library

Electromigration

10 nm Feature

Library Analytics

Physical Library Preparation

Fusion Library Creation





Language Learning Path

Course 1

Course 2

Course 3

Course 4

Language: SVA Formal Verification

Language: System Verilog Assertion

Language: System Verilog for RTL Design

Language: System Verilog Testbench

- Introduction to SVA
- Formal Testbench
- Coding Recommendation – Do’s and Don’ts
- Resources

- Introduction
- Types of Assertions
- Action Blocks
- Disabling/Combining/Embedding Assertions
- Controlling Assertions
- Sequences and Sequence Repetition
- Sequences Operators
- Synthesis Assertion Coverage
- Assertion Libraries

- Basic System Verilog Features
- Implementing User Logic Intent (combinatorial logic & latch)
- Implementing User Logic Intent (meaning of full and parallel)
- Implementing User Logic Intent (implementing registers)
- Implementing User Logic Intent (implementing state machines)
- Implementing User Logic Intent (wildcard and tri-state logic)
- Advanced System Verilog Features (packed or unpacked array and struct)
- Advanced System Verilog Features (System Verilog interface)
- Advanced System Verilog Features (System Verilog package)

- The Device Under Test
- System Verilog Verification Environment
- System Verilog Testbench Language Basics - 1
- System Verilog Testbench Language Basics - 2
- Managing Concurrency in System Verilog
- Object-Oriented Programming: Encapsulation
- Object-Oriented Programming: Randomization
- Voltage Dependent Rule Check
- Object-Oriented Programming: Inheritance
- Inter-Thread Communications
- Functional Coverage
- System Verilog UVM preview



Legend

- Self-paced Learning
- Instructor-Led Training
- Downloadable Lab
- Cloud-based Lab
- Duration in Days
- Badge



Language Learning Path

Course 5

Language: System Verilog
Verification using UVM

- System Verilog OOP Inheritance Review
- UVM Structural Overview
- Modeling Stimulus (UVM Transactions)
- Creating Stimulus Sequences (UVM Sequence)
- Component Configuration and Factory
- TLM Communications
- Scoreboard & Coverage
- UVM Callback
- Advance Sequence/Sequencer
- Phasing and Objections
- Register Layer Abstraction (RAL)
- Summary

Legend

- Self-paced Learning
- Instructor-Led Training
- Downloadable Lab
- Cloud-based Lab
- Duration in Days
- Badge



LynxNXT Learning Path

Course 1

LynxNXT:
Foundation

Introduction

Variable Editor

Flow Editor

Execution Monitor

Failure Debug

Exploration

Command Line Interface

Working with FPM



Legend



Self-paced
Learning



Instructor-Led
Training



Downloadable
Lab



Cloud-based Lab



Duration in Days



Badge



PrimeLib Learning Path

Course 1

PrimeLib: Foundation

Tool Introduction

Global Setting to start characterization

Cell Level Setting to Configure Arcs

Different Characterization flow

Creating multiple Connect Database

Debugging and Troubleshooting

Complex Cell Characterization

Timing Characterization

Constraint Timing Characterization

Power Characterization



Legend



Self-paced Learning



Instructor-Led Training



Downloadable Lab



Cloud-based Lab



Duration in Days



Badge



PrimePower Learning Path

Course 1

Course 2

PrimePower: Jumpstart

PrimePower: Foundation

Power Analysis Input	Introduction	PrimePower – Session Based Flow
Power Components	Power Analysis	Check & Report Power
Leakage Power	Power Components	Report Switching Activity
Internal Power	Leakage Power	Summary
Switching Power	Internal Power	
Inputs & Outputs of Power Analysis	Switching Power	
Simulation Activity Files	Leakage & Internal Power Data	
Flow & Report	Input & Outputs of Power Analysis	
	PrimePower Analysis Modes	
	Simulation Activity Files	
	RTL Activity Flow	
	Gate-Level Activity Flow	
	PrimePower Analysis Accuracy	
	PrimePower Standalone – ASCII Flow	

Legend

- Self-paced Learning
- Instructor-Led Training
- Downloadable Lab
- Cloud-based Lab
- Duration in Days
- Badge



PrimeSim Learning Path

Course 1

PrimeSim: Jumpstart

- PrimeSim Static CCK Introduction
- PrimeSim CCK Built-In Checks
- PrimeSim CCK Interactive Debugging Commands
- PrimeSim CCK False Error Pruning
- Custom Compiler – PrimeSim CCK : Setup and run



Course 2

PrimeSim: Foundation

- PrimeSim XA Introduction
- PrimeSim XA Netlist format Support
- PrimeSim XA Analyses support
- Command/Option Usage & Precedence Rules
- PrimeSim XA Post-Layout Simulation
- PrimeSim XA Command Line Usage
- PrimeSim XA Log File Details
- Accuracy and Speed Trade-off
- Back-Annotation & XBA
- Probing in PrimeSim XA
- PrimeSim XA .ALTER Usage
- PrimeSim XA .DATA Usage



Course 3

PrimeSim: Advance


- CCK Advanced ERC and ESD Checks
- CCK Propagation Engine – XPL and Analog Propagation
- CCK Custom Programmable Checks
- Custom Check Assertion
- GUI : Cross-Probe, Filtering, Waiver, Grouping, export



Course 4

PrimeSim: Advance

- Interactive Mode
- Distributed Processing
- Monte-Carlo (MC)
- MOSRA
- Aging and Self-Heating



Legend



Self-paced Learning



Instructor-Led Training



Downloadable Lab



Cloud-based Lab



Duration in Days



Badge



PrimeTime Learning Path

Course 1

Course 2

Course 3

Course 4

PrimeTime: Jumpstart

PrimeTime: Foundation

PrimeTime: HyperScale

PrimeTime: Scalable STA

Overview

PrimeTime Implementation Flow

PrimeTime Inputs & Outputs

Timing Analysis Flow

Load Design & Check

Load Library & Check

Read Parasitic & Check

Source Constraints & Check

Constraints Completeness

Coverage Analysis

Report

Saving & Exit



Introduction to STA in PrimeTime

STA Concepts and Flow in PrimeTime

Methodology: Qualifying Constraints

Methodology: Generating Reports

Constraining Multiple Clocks

Additional Checks and Constraints

Correlation: POCV and AWP Analysis

Signoff: Path Based Analysis (PBA)

Signal Integrity: Crosstalk Delay Analysis

Signal Integrity: Crosstalk Noise Analysis

Timing Closure: ECO/What If Analysis

Large Data: DMSA and Hyperscale Analysis



Introduction HyperScale

Flat Context Flow

Bottom Up Flow

Generating HyperScale Block Models

Constraint Consistency

Clock Mapping

HyperScale Top-Down Flow

HyperScale-Driven ECO

Summary



Hierarchical Methodologies

HyperScale

HyperScale Hybrid Flow

Distributed & Scenario Analysis

HyperGrid

DMSA

DVFA/SMVA

PBA Technologies

Best Practices



Legend



Self-paced Learning



Instructor-Led Training



Downloadable Lab



Cloud-based Lab



Duration in Days



Badge



Recommend Learning Journey: Physical Designer

Course 1 →

Course 2 →

Course 3 →

Course 4 →

Course 5 →

Fusion Compiler: Jumpstart

Fusion Compiler: Design Creation & Synthesis

Fusion Compiler: Design Implementation

Fusion Compiler: DFT Synthesis

Fusion Compiler: SOC Design Planning

Introduction
Design Setup and Reading RTL Design
NDMs/CLIBS
Floorplan and UPF data
Compile Flow
Timing Setup and CCD
Power Optimization
Top Level Synthesis
Design Implementation
1/2

Introduction & GUI
Reading RTL
Objects, Attributes, Application Options
Compile Flows and Setup
NDM Cell Libraries
Loading UPF and Floorplan
Timing Setup & OCV
CCD Optimization
Power Optimization
Additional Compile Settings and Techniques
Hierarchical Synthesis
3

Floorplanning
Setting up CTS
Running CTS (CCD+classic flow)
Routing
Routing DRC
Via Ladder
Post-route Optimization
Signoff
2

Introduction
Scan Testing and Flows
Test Protocol
DFT Design Rule Checks
DFT DRC GUI Debug
DRC Fixing
Top-Down Scan Insertion
Advanced Scan Insertion
Bottom-up Scan Insertion
Export
On-Chip Clocking (OCC)
DFTMAX
Advanced Topics
2

Initial Design Planning
IO Planning
From Commit to Abstract Creation
VA and Block Shaping
Macro Placement
PG PPNS
Pin Placement
Timing and Budgeting
Integration/Assembly
3

Legend

- Self-paced Learning
- Instructor-Led Training
- Downloadable Lab
- Cloud-based Lab
- Duration in Days
- Badge



Recommend Learning Journey: Physical Designer

Course 6 →

Course 7

Fusion Compiler: UPF Fundamental

Reference Methodology: Jumpstart

- Introduction UPF
- Power Domains
- Power Strategies
- Supply Network
- Power States
- Fusion Compiler and UPF

- Introduction & Overview
- Organization & Structure
- Running RM
- Demo



Legend

- Self-paced Learning
- Instructor-Led Training
- Downloadable Lab
- Cloud-based Lab
- Duration in Days
- Badge



Reference Methodology Learning Path

Course 1

Reference Methodology: Jumpstart

Introduction & Overview

Organization & Structure

Running RM

Demo



Legend



Self-paced
Learning



Instructor-Led
Training



Downloadable
Lab



Cloud-based Lab



Duration in Days



Badge



RTL Architect Learning Path

Course 1 →

Course 2

RTL Architect: Jumpstart

RTL Architect: Using RTL Restructuring

- Introduction & Overview
- RTL Architect Key Features
- Predictive Engine
- Unified GUI
- Physical Floorplanning
- Power Analysis
- Logic Restructuring
- Constraint Management
- Flows
- rtl_opt Mega Command
- Block-Level Flow/Breakpoints
- Hierarchical Flow/Breakpoints

- RTL Restructuring
- Group
- Ungroup
- Reparent
- Restructured RTL, SDC, UPF, SAIF Generation
- Reparenting and Writing RTL
- Demo



Legend

- Self-paced Learning
- Instructor-Led Training
- Downloadable Lab
- Cloud-based Lab
- Duration in Days
- Badge



StarRC Learning Path

Course 1 →

Course 2

StarRC: Jumpstart

StarRC: Foundation

Interconnect

Coupling Capacitance

Classes of Extractors

Input for Parasitic Extraction

StarRC Flow

SMC Flow

ITF File

Extraction Fundamentals

Gate level Extraction

Transistor Level Extraction

Selective Netlist

Field Solver

Process Modelling

Metal Fills



Legend



Self-paced Learning



Instructor-Led Training



Downloadable Lab



Cloud-based Lab



Duration in Days



Badge









SaberRD Learning Path

Course 1

SaberRD: Foundation
Training Series

Timing Domain Analysis	
Schematic Capture & Parts Library	
Operating Points & Small Signal Frequency Analysis	
Test Automation	
Design Optimization	
Introduction to Modeling	
Import SPICE Models	
Modeling with Table Look-Up	
Modeling with StateAMS	
Robust Design & Sensitivity Analysis	
Monte Carlo & Pareto	
Worst-Case Analysis	
Fault Analysis	
Stress Analysis	     

Legend

-  Self-paced Learning
-  Instructor-Led Training
-  Downloadable Lab
-  Cloud-based Lab
-  Duration in Days
-  Badge



Synplify: Learning Path

Course 1

Synplify: Foundation

Introduction to Synplify Elite Flow

Creating and Running Synplify Project

View Log File

HDL Analyst

Handling High Reliability Designs

Implementing Fault Tolerant FSMs

ECC RAM Inferring

Importing Quartus IP in Synplify Projects

Debugging with SpyGlass

Debugging with VCS

Identify Instrumentor and Debugger



Legend



Self-paced Learning



Instructor-Led Training



Downloadable Lab



Cloud-based Lab



Duration in Days



Badge



TestMAX Advisor Learning Path

Course 1

TestMAX: Jumpstart

Early Testability Goals and Reports

Debug using the GUI

Transition Delay Checks

Random Resistant Fault Analysis and Test Points

Post stitch DRC Checks

Connectivity Checks

Flow With TestMAX Manager



Legend



Self-paced Learning



Instructor-Led Training



Downloadable Lab



Cloud-based Lab



Duration in Days



Badge



TestMAX Access Learning Path

Course 1 →

Course 2

TestMAX: Jumpstart

TestMAX: ATPG

TestMAX Access structure

IEEE 1687 interface to drive internal instruments through TDR

SIBs

Define Ring configuration

Definition of Server and Subserver

AIT

PDL Pattern Porting

PDL data packetization

Validation of AIT



Manufacturing Test and ATPG

Building ATPG Models

Running DRC

Fault Models and Managing Faults

Controlling ATPG

Post ATPG Analysis

Pattern Validation

At-Speed Testing and Constraints

Transition Delay Testing

On-Chip Clocking and Compression

Path Delay Testing

Power Aware ATPT

Conclusion



Legend



Self-paced Learning



Instructor-Led Training



Downloadable Lab



Cloud-based Lab



Duration in Days



Badge



TestMAX FuSa Learning Path

Course 1

TestMAX FuSa: Jumpstart

Functional Safety for
Automotive Designs

TestMAX FuSa: Introduction

TestMAX FuSa: Static FuSa
Analysis

Running TestMAX FuSa:
Requirement & Constraints

Functional Safety reporting in
TestMAX FuSa



Legend



Self-paced
Learning



Instructor-Led
Training



Downloadable
Lab



Cloud-based Lab



Duration in Days



Badge



TestMAX Manager Learning Path

Course 1

TestMAX Manager: Jumpstart

Launching and Configuring
tool

Objects, Attributes,
Application Options

NDM Cell Libraries

Timing Setup



Legend



Self-paced
Learning



Instructor-Led
Training



Downloadable
Lab



Cloud-based Lab



Duration in Days



Badge



TestMAX SMS Learning Path

Course 1

TestMAX-SMS: Architecture

Introduction

SMS Wrapper

SMS Processor

MMB Processor

SMS Server

Conclusion



Legend



Self-paced Learning



Instructor-Led Training



Downloadable Lab



Cloud-based Lab



Duration in Days



Badge



TestMAX XLBIST Learning Path

Course 1

TestMAX XLBIST: Jumpstart

LogicBIST basics	Troubleshooting and Debug hints
XLBIST architecture	Intro to AIT
XLBIST and SEQ modes of operation	
IEEE 1500 I/F and internal resources	
XLBIST patterns and interval definition	
Random Resistant Fault analysis and Test Point insertion	
X propagation analysis and fixing	
OCC and Clock Weights	
Reset Controller and Reset Weights	
Programmable SE Timing Margin	
Remap XLBIST Patterns for Debug and Diagnosis	
Validation of XLBIST patterns	
Porting of XLBIST patterns	
Simulation steps for validation	



Legend

- Self-paced Learning
- Instructor-Led Training
- Downloadable Lab
- Cloud-based Lab
- Duration in Days
- Badge



Tweaker Learning Path

Course 1

Tweaker: ECO

ECO Flow and Interoperability

Basic ECO Flow

Timing ECO

Useful Skew Clock ECO

Power ECO

Area Recovery

Reliability Recovery

Advanced ECO Features

Hierarchy Design Flow



Legend



Self-paced Learning



Instructor-Led Training



Downloadable Lab



Cloud-based Lab



Duration in Days



Badge



VC Formal Learning Path

Course 1

VC Formal: Foundation

Introduction

Formal Verification
Methodology

SVA for Formal Verification

VC Formal Basic

VC Formal Navigator



Legend



Self-paced
Learning



Instructor-Led
Training



Downloadable
Lab



Cloud-based Lab



Duration in Days



Badge



Zebu Learning Path

Course 1 →

Course 2

Zebu: Foundation

Zebu: Advanced

Introduction to Emulation

ZeBu overview (HW and SW)

ZeBu Ecosystem

ZeBu Compile

ZeBu Runtime

Tuning ZeBu for High Performance / TAT / Capacity

Gate Level emulation

Transactors – Guide to integration + List

Low Power emulation

Virtual Host and Devices

ZeBu Debug

Hybrid Emulation

ZeBu Empower – SW based power analysis

Real world interfaces with speed adaptors



Legend



Self-paced Learning



Instructor-Led Training



Downloadable Lab



Cloud-based Lab



Duration in Days



Badge

SYNOPSYS[®]