Cloud native EDA tools & pre-optimized hardware platforms
Synopsys Platform Architect for Multi-Die Systems is a SystemC™ standards-based performance and power analysis tool for early architecture exploration and design of multi-die systems. It accounts for the interdependencies between multiple dies (also referred to as chiplets) within multi-die systems.
Platform Architect for Multi-Die Systems helps optimize hardware-software partitioning, IP selection and configuration, interconnect and memory configuration, and power under consideration of the die-to-die interfaces. Universal Chiplet Interconnect Express™ (UCIe™) is a library component allowing our customers build a multi-die system model.
Platform Architect for Multi-Die Systems is part of the comprehensive Synopsys Multi-Die System Solution for accelerated heterogeneous integration. The solution, including EDA and IP products, enables early architecture exploration, rapid software development and system validation, efficient die/package co-design, robust and secure die-to-die connectivity, and enhanced manufacturing and reliability.
Accounts for the Interdependencies Between Multiple Dies within Multi-die Systems
SoC Interconnect and Memory Subsystem Performance and Power Optimization
Hardware-Software Partitioning and Optimization of Multicore Systems
Using Traffic Generation & Cycle-Accurate TLM Interconnect Models
We've got you covered
A SystemC™ standards-based performance and power analysis tool for early SoC architecture exploration and design.
Commonly required architectural components in Platform Architect.
Explore the Synopsys Support Community! Login is required.
Erase boundaries and connect with the global community.